Synchronous OEIC Integrating Receiver for Optically Reconfigurable Gate Arrays
نویسندگان
چکیده
A monolithically integrated optoelectronic receiver with a low-capacitance on-chip pin photodiode is presented. The receiver is fabricated in a 0.35 μm opto-CMOS process fed at 3.3 V and due to the highly effective integrated pin photodiode it operates at μW. A regenerative latch acting as a sense amplifier leads in addition to a low electrical power consumption. At 400 Mbit/s, sensitivities of -26.0 dBm and -25.5 dBm are achieved, respectively, for λ = 635 nm and λ = 675 nm (BER = 10(-9) ) with an energy efficiency of 2 pJ/bit.
منابع مشابه
Shield Effect Analysis for a Gate Array on An Optically Reconfigurable Gate Array
To date, some types of Optically Reconfigurable Gate Arrays (ORGAs) have been developed to realize capabilities of rapid reconfiguration with numerous reconfiguration contexts. However, the layout style requires a shield against the reconfiguration light irradiation to guard transistors that constitute the gate array. This paper presents a shield effect for a circuit that is implemented on a ga...
متن کاملLogic Synthesis and Place-and-Route Environment for ORGAs
We have continued development of Optically Reconfigurable Gate Arrays (ORGAs) to realize larger virtual gate count VLSIs than currently available VLSIs. The grain and structure of ORGAs must be changed depending on their dynamically reconfigurable applications. Therefore, an ORGA development tool must be easily customizable for changes of the grain and structure. This paper presents an easily-c...
متن کاملA 476-gate-count Dynamic Optically Reconfigurable Gate Array VLSI chip in a standard 0.35μm CMOS Technology
High-speed reconfigurable processors have been developed in recent years: they are DAP/DNA chips and DRP chips [1][2]. These devices can be changed from one context to another context at every clock cycle in a few nanoseconds. However, their die size limits the number of reconfiguration contexts of currently available DAP/DNA and DRP chips to 4–16. In contrast, optically reconfigurable gate arr...
متن کاملRadiation tolerance experiment for a dynamically reconfigurable vision architecture
Recently, autonomous vehicles and robots demand high-speed image recognition capability that is superior to that of the human eye, in addition to capability of recognizing various natural images just like humans can. However, to realize both, the bus bandwidth of current memories is insufficient. Such an embedded system necessitates the use of numerous highresolution template images on a memory...
متن کاملUtilizing Reconfigurable Hardware Processors via Grid Services
Computational grids typically consist of nodes utilizing ordinary processors such as the Intel Pentium. Field Programmable Gate Arrays (FPGAs) are able to perform certain compute-intensive tasks very well due to their inherent parallel architecture, often resulting in orders of magnitude speedups. This paper explores how FPGAs can be transparently exposed for remote use via grid services, by in...
متن کامل